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The fabrication of metal-oxide-semiconductor transistors using cerium
dioxide as a gate oxide material
A. G. Frangoul, K B. Sundaram, and P. F. Wahid
Department a/Electrical Engineering, Universityo/Central Florida, Orlando, Florida 32816

(Received 7 May 1990; accepted 26 October 1990)
Cerium dioxide was employed as a gate insulator for an enhancement-type n-channel metaloxide-semiconductor (MOS) transistor. Cerium was evaporated in a tungsten boat and
immediately oxidized for oxide uniformity. The use of CeO z as a gate oxide in MOS transistor
yielded a low positive threshold voltage with negligible interface charge effects. This resulted in
the transistor performing as an enhancement type device.

I. INTRODUCTION
Research in various elemental compounds as insulating oxides has led to their potential use in thin film devices and has
marked possibilities in very large scale integrated (VLSI)
material technology. 1,2 Quality thin film insulating materials are an important factor in the design and operation of
monolithic and hybrid devices. They enable device size reduction and their intrinsic dielectric properties can be used
to obtain the required characteristics in various microelectronic devices. Thin films of cerium dioxide (Ce0 2 ), a rare
earth oxide, have received attention in the recent years due
the high dielectric constant and the potential use of these
films in thin film devices. Cerium dioxide exhibits a strong
dielectric breakdown field with values on the order of 107
V Icm. Information regarding the electrical and optical
properties ofCe0 2 available in the literature3.4 has had influence on its possible use in metal-oxide-semiconductor
(MOS) devices. In metal-oxide-semiconductor devices, the
oxide affects parameters such as the threshold voltage ( VT )
and the small signal transconductance (gm)' For devices
using thin film oxides in the range 0.02-0.2 pm, it becomes
necessary to realize the differences that stem from the use of
different types of oxides.
The threshold voltage V T of a MOS transistor is dependent on the type of gate oxide material used. Certain applications require not only a low value of VT' but also a precisely
controlled value to match to other devices in the circuit. Use
of oxides such as Si3N4 and Si02 in devices have been reported. 5 Si3N4 has a relative dielectric constant of approximately
7 compared to 3.9 ofSi0 2 • Studies on Ceo2 show that it has a
relative dielectric constant of 4.2 at room temperature,
which is slightly higher than 8i02 • With higher relative dielectric constant materials the gate capacitance can be increased thereby reducing VT' Even though Si3N4 has a high
dielectric constant, it has the disadvantage of contributing
charges at the oxide-nitride layer which affect V T directly.
181
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This charge formation is what causes most Si0 2 MOS nchannel enhancement devices to operate in a depletion
mode. In the devices fabricated here, CeO z is deposited on
the Si substrate and there is no ionic formation due to Si0 2
growth.
The application of Ce0 2 in AI-Ce0 2-Si enhancementtype n-channel structures is investigated here. The fabrication techniques employed are filament evaporation and deposition of cerium metal (Ce) and subsequent oxidation to
get ce0 2 as the gate oxide. The quality of this oxide is analyzed and directly related to the study of how it will influence
the device characteristics and operation. In this paper, the
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FIG. I. Fabrication sequence for the MOS transistor.
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FIG. 2. (a) Plot of If) vs Vns . (b) Photograph of the I" vs VDS curve.

effect of Ce0 2 on the MOS threshold voltage and the gate
capacitance are reported.

II. EXPERIMENTAL
The device was fabricated on a 2 in. p-type Si wafer with a
(l00) orientation and a resistivity between 8-15 n cm. The
substrate was cleaned with trichloroethylene, acetone,
methanol and deionized water with a resistivity of 17.7
MO cm. The wafer was then placed in sulfuric peroxide
cleaner following a "hot etch" (6NH4F: 1BF). After proper
masking sequences, the source and drain regions were
opened for the predeposition of phosphorous. Solid solubility concentration was achieved in a diffusion furnace at
900°C for 20 min. This was followed by a drive-in step, a
dry-wet-dry oxidation sequence, each of 10 min duration, at
1100°C. The carrier gas for dry oxidation was oxygen and
nitrogen was used for the wet oxidation. A second masking
sequence for the gate region was performed, wherein the
area over which Ce0 2 was to be deposited was etched thoroughly ofSi0 2 in a hot etch solution. Ce was then deposited
by filament evaporation using a tungsten boat in a cryogenic
pump vacuum system. Approximately 70 mg of Ce was evaporated on the wafer in a vacuum of 1 X 10 5 Torr. Several thickness measurements were made over the 2 in. diam Si
wafer using an optical interferometer. The measurements
resulted in thickness variations of ± 100 A. The wafer was
placed at a distance of 20 cm from the fiiament evaporator
using a glass chimney. Ce deposited on areas other than the
gate region was removed by a lift -off process. The wafer was
then placed in a dry oxidation furnace and the complete oxidation of the cerium film was achieved in 10 min at 400 "C

fb)

F1G. 3.(a) Plot of I ',;' vs V"s' (b) Photograph offf) vs Vus'

with a constant flow of 02' The oxidation uniformity was
excellent, as indicated by optical measurements done on
these films. A third masking step was performed on the
source and drain for the opening of the contact windows.
Aluminum was then deposited by thermal evaporation in the
cyro pumped vacuum system. The fourth masking step was
done to define the contacts, where Al was etched in a solution of phosphoric acid and deionized water (one part phosphoric to three parts deionized water) and heated to about
90"C. The Al etchant does not attack Ce0 2 as it can be
etched only by buffered hydrofluoric acid. Figure 1 outlines
the fabrication process employed.

III. RESULTS
The CeO z n-type enhancement MOS transistors were fabricated with a gate oxide thickness of 0.16 {-tm on a silicon
substrate with a 000) orientation. The gate width was
200flm.

A HP 177 curve tracer was used to measure the characteristics of the devices. Figure 2 (a) shows typical characteristic
curves. These curves were redrawn, for clarity, from the
photographs shown in Fig. 2 (b) taken from the curve tracer.
Figure 3(a) shows the square root of the drain current versus the gate voltage redrawn from photographs shown in
Fig. 3 (b). The threshold voltage determined from this graph
shows a value of approximately 0.3 V. This value is representative of a number of samples measured on a typical 2 cm X 2
cm Si substrate. A MOS device with a Si02 gate ofthickness
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0.16 pm grown on a (100) substrate orientation has a
threshold voltage of approximately - 2.4 V. Such a large
negative threshold voltage can only be attributed to sodium
contamination introduced during the fabrication of the device. Both the Ce02 and Si02 gate devices were fabricated
under the same processing conditions, but the effect of oxide
charges was less dramatic in Ce02 than in SiOz' The interface charges for both the Ce0 2 and the SiOz gate MOS devices were calculated using the measured threshold voltages.
The Si02 gate MOS device yielded an interface charge of
3.8X lOll q C/cm2 with Vr = - 2.4V. With theCeO z gate,
the interface charge was 1.5X 1010q C/cm1with VT = O.3V.
For the Si02 gate the device is on for zero gate voltage. The
normally on effect in the n-type enhancement device using
Si0 2 is a problem that is dealt with by special fabrication
methods. Ion implantation is usually required to adjust the
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threshold voltage to positive values. Ce0 2 does not present
this problem and hence does not require an additional precessing step for charge reduction.
The transconductance of the device biased at 0.4 rnA is
approximately 2 mA/V as obtained from the If) versus Vas
curve. This is typical of most MOS devices.
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